In our previous paper [1] , we developed a detailed mobility model for Silicon Carbide (SiC) MOSFETs. The model explicitly accounts for the contribution of ionized impurities, surface phonons, interface traps and surface roughness scattering as a function of position and temperature. We then used numerical methods to design a two-dimensional device simulator specifically for SiC MOSFETs. The device simulator was based on the drift-diffusion model of carrier transport. Using the simulator, we demonstrated agreement of the model predictions and measurements for 6H SiC MOSFETs at room temperature only. In this communication, we compare the model predictions with the actual device measurements from room temperature to 200 o C. From the combined use of the model and experiment, we present a quantified description of mobility and the role of temperature-dependent interface trap occupation, and their effects on SiC MOSFET operation.
We experimentally characterized 4µm 6H SiC MOSFETs [1] at room temperature, 100 and 200 o C. One interesting feature of these devices was that as the temperature rises, the measured drain current increased. Other researchers reported similar results [2] . Of course, this is contrary to what is normally observed in standard silicon devices. In this work we explain this behavior by relating temperature dependent device performance to mobility and interface trap charging. Using Mathiessen's rule the inverse of the total low-field mobility, µ LF , can be written as the sum of the inverses of the individual mobility mechanisms.
In our previous work we presented a detailed physical model for each of the terms in equation (1) [1, 3] . In the present work we pay particular attention to the temperature dependencies of our mobility model. Since the analytical expressions have already been given [1] , here we qualitatively discuss the physics which gives rise to the temperature dependence of each term in eqn (1).
The low-field bulk mobility, µ B , is largely affected by ionized impurities and acoustic phonons. As the temperature increases, the acoustic phonon scattering rate increases and hence µ B decreases.
The mobility dependence on surface scattering from trapped interface charge is represented by µ Cit . Interface charge trapping is quantified with Fermi statistics, which show that as the temperature increases, the quantity of trapped interface charge, N it , decreases. As a result, coulombic scattering from trapped interface charge decreases with increasing temperature, which gives rise to an increase in µ Cit .
The mobility contribution from surface acoustic phonons, µ ph , decreases with temperature, since the surface phonon scattering rate increases with temperature as described by Boson statistics. The increased temperatures give rise to higher phonon populations and thus higher scattering rates and lower mobility. In contrast with phonon scattering and coulombic scattering, the surface roughness scattering rate, µ sr , does not have a strong explicit temperature dependence. We therefore take our surface roughness mobility term to be temperature independent.
This mobility model was incorporated into our device simulator, which was written specifically for SiC MOSFETs, and was based on the drift-diffusion equations. The simulator numerically solved the Poisson, electron-current continuity and hole-current continuity equations self-consistently, and accounts for the effects of temperature resulting from internal heat generation, as well as ambient temperature variations. In addition to the effects of temperature on mobility, the simulator accounted for temperature effects on intrinsic electron concentration, bandgap, donor ionization, work function differences, and interface state occupation. Accounting for these attributes yielded unique challenges for SiC simulation. These challenges were overcome by developing numerical iteration methods, scaling of variables, and the development of physical models.
In the model, values for the bulk mobility and surface phonon terms are dictated by the structure of the SiC lattice, and therefore we took the parameters in these models as fixed. These fixed values, which include the effective masses, density, velocity of sound and dielectric constants, were taken from the literature [4, 5] . On the other hand, the parameters in the interface charge model and the surface roughness model are dictated by the process. We therefore extracted the relevant parameters in these models by requiring simulated results to match experimental current-voltage characteristics (I − V ).
We first simulated the room temperature I − V data and extracted the process-dependent parameters. The first parameter extracted was the fixed oxide charge density, N f . This is accomplished using the I D − V GS data. When the MOSFET is in the subthreshold (V GS << V th ), electrons are not plentiful at the surface, so few traps near the conduction band edge are occupied. As a result, the interface trap charge is dominated by the presence of electrons in the the midband region. In addition, screening is not a factor because of the low concentration of electrons at the surface. Given the above conditions, N f uniquely affects I − V characteristics, and its value was extracted by calibrating N f until agreement was achieved between simulation and experiment in the subthreshold region.
Moving up the I D − V GS curve, electrons begin to populate the interface traps near the conduction band edge as the gate-source voltage is increased, and the band edge interface-trapdensity-of-states-maximum, D c , and the band-tail-decay-energy, ξ c , begin to play a role. We use the experimental findings in [6] to obtain an initial range of ξ c to be between 0.1 and 0.2eV .
The value for the D c , is obtained by requiring that the transition region from subthreshold to threshold agrees with experiment.
Once the I D − V GS curve moves from subthreshold to well above threshold, the channel concentration increases dramatically and electron screening of charged interface traps becomes important. Our model accounts for this phenomenon with the electron screening parameters, n Cit and ζ Cit . Values for these parameters are therefore obtained by requiring agreement between experiment and simulation at the onset of strong inversion.
The extracted values for D c , ξ c , N f ,n Cit and ζ Cit are given in Table 1 . These parameters are temperature independent to first order because they depend on the fabrication process, as well as the lattice and the device structures, but not on temperature-dependend lattice dynamics. The resulting I − V curves comparing experiment and theory at room temperature are shown in Figure 1 . For the high temperature simulations, at 100 o C and 200 o C, all these parameters were kept at these room temperature values. The variations in temperature were handled by the explicit temperature dependences in our model [1] . The resulting I − V curves are given in Figures 2 through 3 .
This agreement argues strongly that our model is accurate. The midband density of states and fixed oxide charge are likely to be correct since the I − V curves match in subthreshold. Additionally, the band edge interface trap values and mobility models are likely to be accurate since the knee and above-threshold portions of the I D − V GS data match. Most importantly, the agreement indicates that the temperature dependence of the model is correct. Not only is the trend of increasing current with higher temperature observed in our simulations, but precise agreement with temperature is obtained. Only minor divergence from the experimental data at high V GS values suggests that the effective screening by channel electrons may be too low. Of course, it may be possible to improve upon this minor divergence at high temperature and high gate voltage by extacting a temperature dependent model for the screening parameter n Cit (cm −3 ). However, at this point we choose not to do so in order to keep the number of temperature-dependent parameters to a minimum. temperature. This decrease helps to explain both the reduction in threshold voltage, and the increased mobility and current as the temperature rises. It is interesting to note that the increase in mobility due to reduced interface state scattering supercedes the mobility reduction due to phonon scattering as the temperature increases. This is largely due to the dominance of interface charge scattering resulting from the high density of interface states. Our simulations show this that trend reverses if the interface state density is reduced by a factor of one hundred [7] .
In summary, we have developed a device simulator and physical model for explaining and predicting the temperature behavior of 6H-SiC MOSFETs. The model agrees well with experiment and should be of use in designing SiC MOSFETs and related devices. 
